Posts tagged as:

4. Transaction-Level

This posting introduces the idea of putting SystemVerilog modules into a VHDL design.

{ 0 comments }