• Home
  • About Us
  • FPGA Simulation Errata
  • SystemVerilog Code Examples
  • Subscribe

FPGA Simulation

Posts tagged as:

software

Use MindMapping Software to Create Transaction List

by Ray Salemi on April 8, 2009

Xmind is a great tool for capturing channels and transactions.

{ 0 comments }

  • Subscriptions and Downloads

    Subscribe in an RSS Reader

    The FPGA Simulation Email List is now a Facebook Page.

    Time Marches On...

    FPGA Simulation

    Promote Your Page Too
  • Tags

    4. Transaction-Level DO-254 emulation FEC free GateRocket macros macros messaging tricks messaging monitors objections to simulation Open Source recommendation reporting simulation software state machine SystemVerilog Verilog VHDL virtual box virtual machine
  • Categories

    • 1. Code Coverage
    • 2. Test Planning
    • 3. Assertions
    • 4. Transaction-Level
    • 5. Self-Checking Testbench
    • 6. Automatic Stimulus
    • 7. Functional Coverage
    • FPGA Simulation Challenges
    • General Simulation
    • Verification IP
  • Blogroll

    • EEWeb Calculator
    • SystemVerilog for VHDL Engineers
  • Archives

    • January 2013
    • September 2011
    • May 2011
    • December 2010
    • June 2010
    • April 2010
    • March 2010
    • February 2010
    • January 2010
    • December 2009
    • November 2009
    • September 2009
    • July 2009
    • June 2009
    • May 2009
    • April 2009
    • March 2009
    • February 2009
    • January 2009
  • Books by Ray Salemi

  • More from Google

Get smart with the Thesis WordPress Theme from DIYthemes.

WordPress Admin