FEC

In step one of FPGA Simulation we discussed code coverage and, more specifically, condition coverage and expression coverage.  Condition Coverage and Expression Coverage tell us whether we’ve fully tested a condition in a branch, or an expression in a continuous assignment or concurrent assignment.  In this article, we’ll talk about a new approach to expression/condition [...]

{ 0 comments }